REMARKS

Claims 1-74 are now pending in the application. Applicants thank the Examiner for the courtesy extended during the personal interview conducted on June 28, 2006. During the interview, Applicants' representative and the Examiner discussed the Examiner's interpretation of the Jaggar reference. No agreement was reached. The Examiner is respectfully requested to reconsider and withdraw the rejections in view of the amendments and remarks contained herein.

DOUBLE PATENTING

Claims 1 and 5-7 are provisionally rejected under the judicially created doctrine of double patenting over claims 1 and 11-13 of copending Patent Application No. 10/666,892. Applicants include herewith a terminal disclaimer.

REJECTION UNDER 35 U.S.C. § 102

Claims 1-5, 8-12, 14-18, 21-26 and 49-74 are rejected under 35 U.S.C. § 102(b) as being anticipated by Jaggar (U.S. Pat. No. 5,701,493). This rejection is respectfully traversed.

With respect to claim 1, Jaggar fails to show, teach, or suggest a register file for a data processing system comprising an <u>unbanked</u> memory unit having a plurality of registers addressable by an encoded address, wherein the encoded address corresponds to a respective one of the plurality of registers and a corresponding processor mode. Instead, as best understood by Applicants, Jaggar discloses a <u>banked</u> register structure.

Serial No. 10/627,269

For anticipation to be present under 35 U.S.C §102(b), there must be no difference between the claimed invention and the reference disclosure as viewed by one skilled in the field of the invention. <u>Scripps Clinic & Res. Found. V. Genentech, Inc.</u>, 18 USPQ.2d 1001 (Fed. Cir. 1991). All of the limitations of the claim must be inherent or expressly disclosed and must be arranged as in the claim. <u>Constant v. Advanced Micro-Devices, Inc.</u>, 7 USPQ.2d 1057 (Fed. Cir. 1988). Here, Jaggar fails to disclose the limitation of an <u>unbanked</u> memory unit having a plurality of registers addressable by an encoded address.

As shown in prior art FIG. 1 of the present application, conventional microprocessor architectures include a "banked register" structure. For example, a microprocessor accesses general purpose registers 100 in a normal mode, and accesses banked registers 102 in an interrupt mode. The banked registers 102 are located in a separate memory unit. In other words, "in the interrupt mode, different registers in a separate memory unit, i.e., banked registers, are accessed than in the normal mode." (Paragraph [003]).

In contrast, the present invention is directed to an <u>unbanked</u> memory unit instead of "separate memory units such as "banked registers."" (Paragraph [034]). For example, as shown in an exemplary embodiment in FIGS. 4 and 5, a register file memory unit 400 is unbanked, and instead includes a plurality of memory locations addressable by encoded addresses. In other words, the encoded addresses all address memory locations in the <u>same unbanked memory unit</u> (i.e. the register file memory unit 400) as opposed to addressing memory locations <u>in separate memory units</u> as shown in FIG. 1.

As best understood by Applicants, Jaggar is absent of any teaching or suggestion of an <u>unbanked</u> memory unit that includes a plurality of registers addressable by encoded addresses, and instead is directed to a <u>banked</u> architecture that accesses banked registers in separate memory units as shown in Applicants' prior art FIG. 1. For example, FIG. 1 of Jaggar includes a <u>register bank 16</u>. A particular register in the register bank is addressed based in part on contents of a bank of saved processing status registers 20. In other words, the register bank 16 appears to represent a <u>banked</u> memory architecture.

FIGS. 2 and 9 of Jaggar disclose the banked memory architecture in further detail. For example, FIG. 9 appears to disclose different banks of registers for User32, System, FIQ32, SVC32, Abt32, IRQ32, and Undef32 modes as shown below:

Unpriviledged	Priviledged					
User32	System	FIQ32	SVC32	Abt32	IRQ32	Undef32
R0	R0	RO	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R8	R6	R6	R6	R8	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8fiq	R8	R8	R8	R8
R9	R9	R9fiq	R9	R9	R9	R9
R10	R10	R10fiq	R10	R10	R10	R10
R11	R11	R11fiq	R11	R11	R11	R11
R12	R12	R12fiq	R12	R12	R12	R12
R13	R13	R13fiq	R13svc	R13abt	R13irq	R13undef
R14	R14	R14fiq	R14svc	R14abt	R14irq	R14undef
R15pc	R15pc	R15pc	R15pc	R15pc	R15pc	R15pc
CPSR	CPSR	CPSR SPSRfiq	CPSR SPSRsvc	CPSR SPSRabt	CPSR SPSRirq	CPSR SPSRunder

Applicants respectfully note that the banked memory architecture shown in FIGS. 2 and 9 of Jaggar appears to be analogous to the banked structure shown in Applicants' prior art FIG. 1. Applicants respectfully submit that the present invention is directed to an unbanked memory unit as claim 1 recites and that Jaggar appears to be absent of any teaching or suggestion of such a structure. Applicants respectfully submit that claim 1, as well as its dependent claims, should be allowable for at least the above reasons. The remaining claims should be allowable for at least similar reasons.

Fig.9

REJECTION UNDER 35 U.S.C. § 103

Claims 27-48 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Jaggar in view of Kerr et al. (U.S. Pat. No. 2003/0159021). This rejection is respectfully traversed.

With respect to claim 27, Jaggar, either singly or in combination with Kerr, fails to show, teach, or suggest an <u>unbanked</u> memory unit having a plurality of registers addressable by an encoded address, wherein the encoded address corresponds to a respective one of a plurality of registers and a corresponding processor mode. Instead, as best understood by Applicants, Jaggar discloses a banked register structure.

It is a longstanding rule that to establish a prima facie case of obviousness of a claimed invention, all of the claim limitations must be taught or suggested by the prior art. *In re Royka*, 180 USPQ 143 (CCPA 1974), see MPEP §2143.03. Furthermore, when evaluating claims for obviousness under 35 U.S.C. §103, all of the limitations must be considered and given weight. *Ex parte Grasselli*, 231 USPQ 393 (Bd. App. 1983), MPEP § 2144.03.

Here, Jaggar fails to disclose an <u>unbanked</u> memory unit having a plurality of registers addressable by an encoded address as discussed above with respect to claim 1. As best understood by Applicants, Kerr fails to compensate for the deficiencies of Jaggar and appears to be absent of any teaching or suggestion of an unbanked memory unit as claim 27 recites. Applicants respectfully submit that claim 27, as well as its dependent claims, should be allowable for at least these reasons. Claim 38, as well as its dependent claims, should be allowable for at least similar reasons.

CONCLUSION

It is believed that all of the stated grounds of rejection have been properly traversed, accommodated, or rendered moot. Applicant therefore respectfully requests that the Examiner reconsider and withdraw all presently outstanding rejections. It is believed that a full and complete response has been made to the outstanding Office Action and the present application is in condition for allowance. Thus, prompt and favorable consideration of this amendment is respectfully requested. If the Examiner believes that personal communication will expedite prosecution of this application, the Examiner is invited to telephone the undersigned at (248) 641-1600.

Respectfully submitted,

Dated: 1-26-06

By:

Michael D. Wiggij

Reg. No. 34,754

HARNESS, DICKEY & PIERCE, P.L.C. P.O. Box 828 Bloomfield Hills, Michigan 48303 (248) 641-1600

MDW/mp